

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Number: 7,349,514
Issue Date: March 25, 2008
Name of Patentee: David Meltzer, et al.
Application No.: 10/796,831
Filing Date: March 8, 2004
Confirmation No.: 2121
Title of Invention: Frequency/Phase Locked Loop Clock Synthesizer Using An All Digital Frequency Detector and An Analog Phase Detector

**REQUEST FOR CERTIFICATE OF CORRECTION OF PATENT
FOR PTO MISTAKE (37 CFR §1.322(a))**

Sir:

It is noted that an error appears or errors appear in this patent of a clerical, typographical or minor nature or character, as more fully described below, due to a mistake by the U.S. Patent and Trademark Office.

Attached hereto is Form PTO-1050.

The exact page(s) and line number(s) where the error(s) occur in the patent are:

Column 13

Lines 22 and 23, please change "from logic state and said variable" to --from said variable--.

Patentee's undersigned attorney may be reached at the telephone number listed below. All correspondence should continue to be directed to our address listed below.

Respectfully submitted,

/Rosalio Haro/
Rosalio Haro
Registration No. 42,633

Please address all correspondence to:
Epson Research and Development, Inc.
2580 Orchard Parkway, Suite 225
San Jose, CA 95131
Customer No. 20178
Telephone: (408) 952-6131
Facsimile: (408) 954-9058
Date: January 13, 2009

Request for Cert of Correction PTO Mistake

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

Page 1 of 1

PATENT NO.: 7,349,514
APPLICATION NO.: 10/796,331
ISSUE DATE: March 25, 2008
INVENTOR(S): David Meltzer, et al.

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 13

Lines 22 and 23, please change “from logic state and said variable” to
--from said variable--.

MAILING ADDRESS OF SENDER:
Epson Research and Development, Inc.
Intellectual Property Department
2580 Orchard Parkway, Suite 225
San Jose, CA 95131

FORM PTO 1050